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Abstract
In this paper we address the problem of optimizing
mixed CMOS/BiCMOS circuits. The problem is for-
mulated as a constrained combinatorial optimization
problem and solved using an tabu search algorithm.
Only gates on the critical sensitizable paths are consid-
ered for optimization. Such a strategy leads to sizable
circuit speed improvement with minimum increase in
the overall circuit capacitance. Compared to earlier
approaches, the presented technique produces circuits
with remarkable increase in speed (greater than 20%)
for very small increase in overall circuit capacitance
(less than 3%).
Keywords: Tabu Search, Circuit Optimization,
Search Algorithms, CMOS/BiCMOS, Mixed
Technologies, Critical Path, False Path.
1 Introduction
Popularity of CMOS technology is due to its low
DC power dissipation and high package density. The
demand for superior performance motivated research
and development that lead to the emergence of BiC-
MOS technology. BiCMOS is a combination of CMOS
and Bipolar technologies, with advantages of both,
high speed and high driving capabilities of Bipolar,
as well as the low area and low power consumption of
CMOS.
VLSI designs are evaluated with respect to three
main performance criteria: speed, area, and power
consumption. As these criteria are conicting design-
ers usually seek to optimize one criteria, namely speed,
while satisfying specic constraints/requirements on
area and power consumption.
One of the optimization techniques applied at the
circuit level is the selection of logic blocks of the VLSI
circuit, in terms of speed and area. For example, for
standard cell designs, the optimization can be per-
formed through a careful selection of dierent imple-
mentations of a block in the same technology. These
alternative implementations vary in area, driving ca-
pabilities, intrinsic delay, and capacitive loading [11].
Another optimization strategy is to follow a mixed
technology design approach. One possible choice is to
mix CMOS/BiCMOS technologies. In terms of man-
ufacturing process, this is feasible since the CMOS
process is part of BiCMOS process. The CMOS-based
BiCMOS process is a CMOS baseline process to which
bipolar transistors are added. So, for a mixed design
circuit, initially all cells are exposed to CMOS process.
Then bipolar transistors are added to only those cells
that are selected to be BiCMOS.
In this paper we discuss the problem of optimiz-
ing mixed CMOS/BiCMOS circuits in terms of delay,
power and area. Although the scope of the work is
directed to CMOS and BiCMOS technologies, other
technologies can be included taking into consideration
the feasibility and practicality of mixing these tech-
nologies.
The basic idea is as follows. Given a circuit consist-
ing of only CMOS cells, some of those cells are selected
and replaced by their equivalent BiCMOS cells in such
a way that the entire delay of the circuit is decreased
with a minimum increase in power and area.
In [1], the above approach for optimizing standard
cells circuits is used. The technique aims at improving
circuit performance by making for each gate, a choice
between CMOS or BiCMOS cells depending only on
their load capacitance. The authors reported notice-
able speed improvement on all the test circuits used.
However, in their implementation, no constraints on
power dissipation were placed, and the number of BiC-
MOS gates was high. The reported approach suers
from several problems, namely:
1. All the nodes are considered for optimization.
2. Output nodes are replaced whether they are on
time critical paths or not.
3. The approach is local; that is, it performs the
optimization on a single node. It does not have a
global view of the circuit; hence it is expected to
get trapped at a local optimum solution.
The actual delay of a circuit is determined by the de-
lay of its longest sensitizable path. A sensitizable path
is a path which can be activated by at least one in-
put vector. Those paths which cannot be activated by
any input vector are called false paths. A path is crit-
ical if its total delay is greater than a threshold value.
Thus, the problem of nding and estimating the de-
lay of critical paths is called the critical path problem
[5]. For static timing analysis techniques, the circuit
is modeled as an directed acyclic graph in which three
popular algorithms are used to trace the paths: Depth
First Search (DFS) with/without pruning, Breadth
First Search (BFS), and PERT-like trace.
In this work we enumerate all sensitizable critical
paths according to the -critical concept. First, all
paths with average delay (including estimation of in-
terconnect delays) exceeding an estimated threshold
value are enumerated. From amongst these paths,
only sensitizable paths are reported.
In the following section we discuss the -critical ap-
proach. Discussion on false path problem is given in
Section 3. The circuit optimization problem is for-
mulated as a combinatorial optimization problem in
Section 4. Details of application using tabu search are
given in Section 5. Experimental results are provided
in Section 6.
2 The -Critical Approach
The total number of paths in a VLSI design grows
exponentially with the size of the design. However,
usually a small subset of these paths are timing crit-
ical. A path  is classied as critical if its total de-
lay, T

, is very close to its latest required arrival time
LRAT

. If T

exceeds LRAT

, path  becomes a long
path. The path delay consists of two components: the
logic delay which is known prior to layout, and the in-
terconnect delay which is unknown. The interconnect
capacitance is a key element in the total interconnect
delay.
Let  = fv
1
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2
;    ; v
p
g be a path in the circuit
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is the switching delay of cell v
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i
which may be expressed as follows,
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where, LF
v
i
is the load factor of the output pin of the
driving cell v
i
, expressed in units of time per unit of
capacitance, and C
v
i
is the total interconnect capaci-
tance (area + fringe) of the net driven by cell v
i
.
The interconnect capacitance C
v
i
is estimated using
data from past designs as follows. The average and
standard deviation of net length for dierent types of
nets (2-pin, 3-pin, : : :,m-pin) are collected from past
designs of similar complexity
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this classication helps reduce the sample variance around
the mean
Under the assumption of statistical independence be-
tween the nets, the expected delay and variance on
any path  can be expressed as follows,
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Let T
max
be the expected delay of the longest path in
the circuit, that is,
T
max
= max
2
(T

) (5)
where  is the set of all paths in the circuit graph G.
Denition: A path  is -critical i:
T

+ S

 T
max
(6)
The parameter  is supplied by the user and is in-
terpreted as a condence level . Then, all paths that
satisfy the condition of Equation 6 are reported as the
-critical paths.
3 False Path Problem
The presence of false paths has many undesirable
eects which include loss of accuracy and waste of op-
timization eort. False paths exist in a circuit because
of several reasons, namely:
1. Incompatible transitions: A false path results
from the combination of incompatible transitions.
2. Incorrect signal ow: Timing veriers that oper-
ate at switch level encounter this problem. Due to
the bidirectional nature of MOS transistors, the
intended signal ow in structure such as barrel
shifter is not always obvious [2].
3. Logic dependency: The most explicit source of
false paths comes from some logic that depends
on the output of other logic [13].
In recent years many techniques have been proposed
to detect false paths. The reported techniques rely on
various path sensitization criteria which fall into three
types: Static, Dynamic and Viable.
Static Sensitization: These techniques are based on
the D-Algorithm which is widely used in testing. One
important assumption of the D-Algorithm is that, ex-
cept of the signal to be propagated, all other signals in
the circuit are assumed to have static values through-
out the propagation process. This assumption, how-
ever, is not always true which will lead to incorrect
results. First it will report some paths as false paths
while in reality they are not. Second, it can underes-
timate the sensitizable path length [3, 2, 15].
Dynamic Sensitization: This approach is also
based on D-algorithm, but it takes into considera-
tion the stability requirement of the signals. The false
paths reported in [6, 13, 8, 4] follow this approach.
Viability: The aw in the dynamic sensitization con-
dition is the absence of perfect knowledge on gate de-
lays. In such case, both the exact value of any node at
any time before the node has settled to a nal value,
and the time at which a node settles to a nal value is
problematic. That is, the above mentioned methods
use criteria which are non-robust.
McGeer and Brayton [12] developed a technique
that computes the longest viable path in combina-
tional circuits. Their techniques are based on two
conditions: correctness and robustness. These two re-
quirements are derived form the idea of Boolean dier-
ence. The sensitization criterion associates the path
with a Boolean expression, which represents the set of
input vectors that activate the path. If the associated
Boolean expression of the path is found equal to logic
0, the path is claimed to be a false path.
4 Optimization of BiCMOS/CMOS
VLSI Designs
The problem of optimizing a mixed technology de-
sign can be formulated as an optimization problem
and solved using a variety of algorithms. For a mixed
CMOS/BiCMOS design, there exist 2
m
solutions for
a circuit with m gates. Hence, full/brute force de-
sign space exploration is infeasible even for designs of
moderate sizes.
Recently, several heuristic techniques have been
proposed to nd optimal and near optimal solutions to
a wide variety of classical hard optimization problems.
Some of these popular techniques include simulated
annealing, genetic algorithm and tabu search.
Tabu Search is a metaheuristic which can be used
as an independent search technique or as a higher
level heuristic procedure for solving combinatorial op-
timization problems. It is designed to guide other
methods to escape the trap of local optimality. TS op-
erates by incorporating exible memory functions to
forbid transitions (moves) between solutions that re-
instate certain attributes of past solutions. Attributes
that are not permitted to be reinstated are called tabu,
and are maintained in short-term memory called tabu
list. After a specied duration they are removed from
the list and are free to be inserted again.
For a variety of problems, TS has found solutions
superior to the best solution previously obtained by
alternative methods. In other cases, it has demon-
strated advantages such as ease of implementation, or
the ability to handle additional considerations such as
constraints not encompassed by an original problem
formulation. [7]
4.1 Problem Denition
Given a netlist of CMOS gates, the objective is to
nd an optimal or near-optimal solution to the prob-
lem of replacing some of the CMOS gates with BiC-
MOS gates such that the overall delay is minimized
with minimum increase in the power and area of the
circuit. Since the delay of a circuit depends only on
the longest sensitizable paths, only gates belonging to
those paths are considered in the search space. The
reader should note that changing the implementation
of a gate instance fromCMOS to BiCMOS does not al-
ways result in delay improvement. The BiCMOS gate
has less delay than the corresponding CMOS gate if its
fanout load F
i
is greater than a certain threshold C
i
[1]. Therefore only those nodes with F
i
> C
i
should
be considered in the search.
Given a circuit with m nodes and K sensitizable
paths, we should rst extract all nodes i that are
included in the sensitizable paths and satisfy the in-
equality F
i
> C
i
. Let A =f1,2,  , ng be the set of
such nodes and let n be the size of this set.
Let d
c
i
and d
b
i
be the delay of gate i implemented
in CMOS and BiCMOS respectively. The circuit de-
lay gain due to changing gate i implementation from
CMOS to BiCMOS is
g
i
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c
i
  d
b
i
(7)
Obviously, for all i 2 A, g
i
 0. Let C
c
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and C
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be the total capacitance of the circuit when cell i is
CMOS and BiCMOS respectively, with all other gates
implemented in CMOS.
C
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We express the changes in power in terms of changes
in capacitance. The power of CMOS and BiCMOS
gates is proportional to their capacitive load.
The problem is to nd a subset S of A such that
when the nodes of S are implemented in BiCMOS will
lead to maximum reduction in T
max
, while satisfying
a threshold constraint on capacitance, that is,
X
i2S
C
i
 C
T
(9)
C
T
is a given threshold which represents the maximum
allowable total capacitance increase.
Let T
max
and C
o
be the initial operational clock
period and the total capacitance of the circuit when
all gates are in CMOS. Assume that the optimization
algorithm reduces the overall delay by D and in-
crease the overall capacitance by C. Then, the nal
operational clock and capacitance of the circuit are
T
clock
= T
max
 D (10)
C = C
o
 C (11)
Furthermore, C  C
T.
The circuit optimization prob-
lem as dened above is NP-hard.
4.2 Proposed Solution
To identify the gates of set S, we proceed in three
steps:
1. Generation of the -critical paths of the input
circuit.
2. Eliminate the false paths.
3. Apply TS algorithm to select the gates of subset
S among those covered by the sensitizable critical
paths.
Phase I: This phase enumerates all critical paths
according to the -criticality described in Section 2.
Path enumeration is achieved via a PERT-like trace
of the circuit graph [18].
Phase II: After generating all critical paths for a
given circuit, these paths are checked via false path
checking procedure to extract the false paths. This
step is necessary to speed up the optimization process
by minimizing the input population as well as it gives
accurate timing. As mentioned earlier, many tech-
niques have been proposed for this purpose. We use
the algorithm of [6, 17] with few modications. The
rst modication is the use of a more accurate delay
model [18]. Other modications are related to the way
of handling the generation of new events in the events
propagation phase.
Phase III: This is the optimization phase. The in-
put of this step is a set of the longest sensitizable
paths of the given circuit. The process aims to re-
place some of the CMOS gates by BiCMOS gates in
order to optimize the circuit for delay without exceed-
ing a capacitance threshold constraint. The output is
a mixed CMOS/BiCMOS circuit with optimum cost.
This optimization step is achieved using Tabu Search
heuristic.
5 Tabu Search (TS) Algorithm
Tabu search is an iterative procedure that works by
making moves from one trial solution to another. An
algorithmic description of a simple implementation of
the TS is given in Figure 1.
The TS procedure starts from an initial feasible so-
lution s (current solution) in the search space 
. A
neighborhood @(s) is dened for each s. A sample of
neighbor solutions V

 @(s) is generated called trial
solutions (n = jV

j  j@(s)j), and comprises what
is known as the candidate list. From this generated
set of trial solutions, the best solution, say s

2 V

is chosen for consideration as the next solution. The
move to s

is considered even if s

is worse than s,
that is, even if cost(s

) > cost(s).
In order to prevent returning to previously visited
solutions a memory or list T, known as tabu list, is
maintained. Whenever a move is accepted, its at-
tributes are introduced into the tabu list. The pur-
pose is to prevent the reversal of moves for the next
k = jTj iterations because they might lead back to a
previously visited solution.
In certain situations, it is necessary to overrule the
tabu status. This is done with the help of the notion
of aspiration criterion. Aspiration criterion overrides
the tabu status of moves whenever appropriate. One
aspiration criterion, also known as best solution aspi-
ration criterion (AS
1
) overrides the tabu restriction if
the move produces a new best solution. In this work
we used this and another aspiration criterion, called
aspiration by search direction (AS
2
) [14]. In aspiration
by search direction, if an improving move e is made,
then the reverse move e is accepted if it also is an im-
proving move.
Algorithm: Short-Term Tabu Search

 : Set of feasible solutions.
s : Current solution.
s

: Best admissible solution.
c : Objective function.
@(s) : Neighborhood of s 2 
.
V

: Sample of neighborhood solutions.
T : Tabu list.
AL : Aspiration Level.
Begin .
1. Start with an initial feasible solution s 2 
.
2. Initialize tabu lists and aspiration level.
3. For xed number of iterations Do
4. Generate neighbor solutions V

 @(s).
5. Find best s

2 V

.
6. If move s to s

is not in T Then
7. Accept move and update best solution.
8. Update tabu list and aspiration level.
9. Increment iteration number.
10. Else
11. If c(s

) < AL Then
12. Accept move and update best solution.
13. Update tabu list and aspiration level.
14. Increment iteration number.
15. EndIf
16. EndIf
17. EndFor
End.
Figure 1: Algorithmic description of short-term TS.
Initial solution: The initial solution can be any fea-
sible solution. It is found that TS may take longer if
given a poor initial solution. In our case, the initial
solution is a set A of nodes of type CMOS only, which
are covered by the sensitizable -critical paths. As
search proceeds, neighbor solutions are generated by
swapping CMOS gate by BiCMOS gate or vice versa.
The selection of the gate for swap is done randomly
or based on a goodness factor.
Tabu list: Formulation of the tabu list is one of the
main steps in TS. Since we have only one type of move
we used one tabu list. Each entry in the tabu list con-
tains the following information:
 gate number in the path,
 gate type, CMOS or BiCMOS,
 cost associated with this move,
 frequency of the move, and,
 a gain bit (0 or 1): this eld is used if aspiration
by search direction is used as discussed later.
Evaluation function: In order to select the best so-
lution among several candidate solutions generated in
each iteration we have to evaluate each solution. The
evaluation function is formulated to incorporate all
the parameters to be optimized. As mentioned ear-
lier, our objective is to maximize
P
i2S
g
i
, that min-
imizes T
max
, subject to capacitance constraints. The
evaluation function takes the following form,
E(s) =
X
i2S
g
i
 X (12)
Where X is a penalty that is included if capacitance
constraints are violated. The above evaluation func-
tion is suitable for short-term tabu search. TS based
on long-term memory requires historical information.
In the next section we will show how a record of his-
tory of the moves is used to diversify search to improve
results [16].
5.1 Diversication and Long Term Mem-
ory
In many combinatorial optimization problems, ap-
plication of short-term memory alone may not produce
a good solution. In [7], it is shown that the long-term
memory functions can be very important for obtaining
best results. In our work, we apply frequency-based
diversication. In this strategy, we keep track of the
number of times a certain move has been made. At
the point when diversication is to be made, we penal-
ize those moves that have been most frequent, thereby
taking the search to areas unvisited thus far [7, 9, 10].
Therefore, the following modications to short-term
TS are done.
1. When the short-term TS algorithm hits a local
optima, the following actions are taken:
(a) All BiCMOS nodes are swapped to CMOS.
Denote the number of those nodes as
NUM OF BiCMOS
(b) Search for least frequency nodes and re-
place them by BiCMOS. The search replace-
ment process continues till the objective load
threshold is reached or till the number of re-
placed nodes is equal to NUM of BiCMOS.
Some of the BiCMOS nodes that were
changed to CMOS may be changed again
back to BiCMOS. Using the above, the
search process is transferred to another re-
gion where the process might lead to a better
solution.
(c) Construct a new solution using the result of
previous step.
2. Re-start the short-termmemory component again
and continue until another local optimum is
reached; then repeat Step 1.
6 Results & Discussion
The approach described in this paper has been
tested on several ISCAS-85 benchmark circuits. For
the nine ISCAS-85 circuits used, the percentage of
false paths reported ranged from 0-24%. Note that
these are false paths from among the critical paths.
In all but one case the maximum delay of the circuit
did not change due to removal of false paths, but the
number of gates on the sensitizable paths was reduced.
For TS, two aspiration criteria (AS
1
and AS
2
) were ex-
perimented with, and both produced similar results.
All tools are developed in C and run on SUN SPARC
workstations.
For all experiments, we used capacitance threshold
to be 10% of total capacitance, the required reduc-
tion in the delay to be 30%. The tabu list size is an
important parameter in TS. If the size is too small,
the search will start cycling, and if it is too large, the
search will be too restrictive. We experimented with
several list sizes, ranging from 5 to 20. List sizes be-
tween 5 and 10 achieved best results in nearly all the
benchmarks used.
Table 1 shows the results obtained by applying
long-term memory component with customary aspi-
ration criterion, AS
1
. Tabu list size equal to 5 and
candidate list size equal to 14 have been used. Di-
versication was applied after every 400 iterations.
The number of BiCMOS gates required to speed up
circuits using the presented approach is a very small
percentage of the total number of gates. For medium
to large sized circuits (greater than 200 gates) this
number is less than 5%. For most circuits tested, a
percentage delay reduction between 20% and 30% has
been achieved with capacitance increase of less than
3%.
Table 2 shows a comparison of our work with that
reported in [1]. In 3 out of four cases the result is a
much better speed performance with a smaller number
of BiCMOS gates. In all cases the percentage of BiC-
MOS gates used is lesser. Only for one circuit (c432),
due to the constraint on total capacitance, the speed
improvement was lesser, but so also was the number
of BiCMOS gates used.
In this work, the candidate list of neighboring so-
lutions is currently built using random moves. We
are currently experimenting with evolutionary strate-
gies where a node is selected for perturbation based
on its tness with respect to the overall objective of
the search. This is expected to help the algorithm
converge to better solutions in lesser time.
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